



BP9960

N-CHANNEL ENHANCEMENT MODE POWER MOSFET

BVDSS	40V
RDS(ON)	20mΩ
ID	7.8A


Description

The BP9960 provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.

Features

- *Low On-Resistance
- *Fast Switching Speed

Package Dimensions



Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V _{DS}	40	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current ³	I _D @ T _A =25°C	7.8	A
Continuous Drain Current ³	I _D @ T _A =70°C	6.2	A
Pulsed Drain Current ¹	I _{DM}	20	A
Total Power Dissipation	P _D @ T _A =25°C	2.7	W
Linear Derating Factor		0.02	W/°C
Operating Junction and Storage Temperature Range	T _j , T _{stg}	-55 ~ +150	°C

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance Junction-ambient ³	R _{thj-amb}	45	°C/W

Electrical Characteristics ($T_j = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	40	-	-	V	$\text{V}_{\text{GS}}=0$, $\text{I}_D=250\mu\text{A}$
Breakdown Voltage Temperature Coefficient	$\Delta \text{BV}_{\text{DSS}} / \Delta T_j$	-	0.032	-	V/ $^\circ\text{C}$	Reference to 25°C , $\text{I}_D=1\text{mA}$
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	1.0	-	3.0	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$, $\text{I}_D=250\mu\text{A}$
Forward Transconductance	g_{fs}	-	25	-	S	$\text{V}_{\text{DS}}=10\text{V}$, $\text{I}_D=7\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 20\text{V}$
Drain-Source Leakage Current($T_j=25^\circ\text{C}$)	I_{DSS}	-	-	1	uA	$\text{V}_{\text{DS}}=40\text{V}$, $\text{V}_{\text{GS}}=0$
Drain-Source Leakage Current($T_j=70^\circ\text{C}$)		-	-	25	uA	$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0$
Static Drain-Source On-Resistance	$\text{R}_{\text{DS}(\text{ON})}$	-	-	20	m	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=7\text{A}$
		-	-	32		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=5\text{A}$
Total Gate Charge ²	Q_g	-	14.7	-	nC	$\text{I}_D=7\text{A}$ $\text{V}_{\text{DS}}=20\text{V}$ $\text{V}_{\text{GS}}=4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	7.1	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	6.8	-		
Turn-on Delay Time ²	$\text{T}_{\text{d}(\text{on})}$	-	11.5	-	ns	$\text{V}_{\text{DS}}=20\text{V}$ $\text{I}_D=1\text{A}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_G=3.3$ $\text{R}_D=20$
Rise Time	T_r	-	6.3	-		
Turn-off Delay Time	$\text{T}_{\text{d}(\text{off})}$	-	28.2	-		
Fall Time	T_f	-	12.6	-		
Input Capacitance	C_{iss}	-	1725	-	pF	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}=25\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	C_{oss}	-	235	-		
Reverse Transfer Capacitance	C_{rss}	-	145	-		

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Forward On Voltage ²	V_{SD}	-	-	1.3	V	$\text{I}_S=2.3\text{A}$, $\text{V}_{\text{GS}}=0\text{V}$, $T_j=25^\circ\text{C}$
Continuous Source Current (Body Diode)	I_S	-	-	2.3	A	$\text{V}_D= \text{V}_G=0\text{V}$, $\text{V}_S=1.3\text{V}$
Pulsed Source Current (Body Diode) ¹	I_{SM}	-	-	20	A	

Notes: 1. Pulse width limited by Max. junction temperature.

2. Pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.

3. Surface mounted on 1 in² copper pad of FR4 board; $135^\circ\text{C}/\text{W}$ when mounted on min. copper pad.

Characteristics Curve




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Maximum Drain Current v.s. Case Temperature




Fig 6. Type Power Dissipation




Fig 7. Maximum Safe Operating Area




Fig 8. Effective Transient Thermal Impedance




Fig 9. Gate Charge Characteristics




Fig 10. Typical Capacitance Characteristics




Fig 11. Forward Characteristics of Reverse Diode




Fig 12. Gate Threshold Voltage v.s. Junction Temperature




Fig 13. Switching Time Circuit




Fig 14. Switching Time Waveform




Fig 15. Gate Charge Circuit




Fig 16. Gate Charge Waveform