

## Dual N & P-Channel PowerTrench® MOSFET

### General Description

These dual N- and P-Channel enhancement mode power field effect transistors are produced using BETTER POWER's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

### Features

- Q1:** N-Channel  
7A, 30V       $R_{DS(on)} = 0.028\Omega @ V_{GS} = 10V$   
 $R_{DS(on)} = 0.040\Omega @ V_{GS} = 4.5V$
- Q2:** P-Channel  
-5A, -30V       $R_{DS(on)} = 0.052\Omega @ V_{GS} = -10V$   
 $R_{DS(on)} = 0.080\Omega @ V_{GS} = -4.5V$
- Fast switching speed
- High power and handling capability in a widely used surface mount package



NOTE: The BP9934 is available in a lead-free package



### Absolute Maximum Ratings $T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
$V_{DSS}$	Drain-Source Voltage	30	30	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V
$I_D$	Drain Current - Continuous - Pulsed	7	-5	A
		20	-20	
$P_D$	Power Dissipation for Dual Operation	2		W
	Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)	1.6		
		1		
		0.9		
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150		°C

### Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

### Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
* produce / date code	BP9934	13"	12mm	2500 units

\*note: up: produce code :4606XX,45XX,44XX...

down: date code :9xxx,8xxx...

**Electrical Characteristics** $T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
<b>Off Characteristics</b>							
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V}$ , $I_D = -250 \mu\text{A}$	Q1 Q2	30 -30			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$ $I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	Q1 Q2		25 -22		$\text{mV}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}$ , $V_{GS} = 0 \text{ V}$ $V_{DS} = -24 \text{ V}$ , $V_{GS} = 0 \text{ V}$	Q1 Q2		1 -1		$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}$ , $V_{DS} = 0 \text{ V}$	All		100		nA
$I_{GSSR}$	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}$ , $V_{DS} = 0 \text{ V}$	All		-100		nA
<b>On Characteristics</b> (Note 2)							
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$ $V_{DS} = V_{GS}$ , $I_D = -250 \mu\text{A}$	Q1 Q2	1 -1	1.6 -1.7	3 -3	V
$\Delta V_{GS(\text{th})}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$ $I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	Q1 Q2		-4.3 4		$\text{mV}/^\circ\text{C}$
$R_{DS(\text{on})}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}$ , $I_D = 7 \text{ A}$ $V_{GS} = 10 \text{ V}$ , $I_D = 7 \text{ A}$ , $T_J = 125^\circ\text{C}$ $V_{GS} = 4.5 \text{ V}$ , $I_D = 6 \text{ A}$	Q1		21 32 27	28 42 40	$\text{m}\Omega$
		$V_{GS} = -10 \text{ V}$ , $I_D = -5 \text{ A}$ $V_{GS} = -10 \text{ V}$ , $I_D = -5 \text{ A}$ , $T_J = 125^\circ\text{C}$ $V_{GS} = -4.5 \text{ V}$ , $I_D = -4 \text{ A}$	Q2		41 58 58	52 78 80	
$I_{D(\text{on})}$	On-State Drain Current	$V_{GS} = 10 \text{ V}$ , $V_{DS} = 5 \text{ V}$ $V_{GS} = -10 \text{ V}$ , $V_{DS} = -5 \text{ V}$	Q1 Q2	20 -20			A
$g_{FS}$	Forward Transconductance	$V_{DS} = 5 \text{ V}$ , $I_D = 7 \text{ A}$ $V_{DS} = -5 \text{ V}$ , $I_D = -5 \text{ A}$	Q1 Q2		19 11		S
<b>Dynamic Characteristics</b>							
$C_{iss}$	Input Capacitance	Q1 $V_{DS} = 10 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$	Q1 Q2		789 690		pF
$C_{oss}$	Output Capacitance	Q2 $V_{DS} = -10 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$	Q1 Q2		173 306		pF
$C_{rss}$	Reverse Transfer Capacitance		Q1 Q2		66 77		pF

**Electrical Characteristics (continued)**  $T_A = 25^\circ\text{C}$  unless otherwise noted


Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
<b>Switching Characteristics</b> (Note 2)							
$t_{d(on)}$	Turn-On Delay Time	Q1 $V_{DD} = 10\text{ V}$ , $I_D = 1\text{ A}$ , $V_{GS} = 10\text{V}$ , $R_{GEN} = 6\Omega$	Q1		2.2	4.4	ns
$t_r$	Turn-On Rise Time		Q2		6.7	13.4	ns
$t_{d(off)}$	Turn-Off Delay Time	Q2 $V_{DD} = -10\text{ V}$ , $I_D = -1\text{ A}$ , $V_{GS} = -10\text{V}$ , $R_{GEN} = 6\Omega$	Q1		7.5	15	ns
$t_f$	Turn-Off Fall Time		Q2		9.7	19.4	ns
$Q_g$	Total Gate Charge	Q1 $V_{DS} = 15\text{ V}$ , $I_D = 7\text{ A}$ , $V_{GS} = 10\text{ V}$	Q1		11.8	21.3	ns
$Q_{gs}$	Gate-Source Charge		Q2		19.8	35.6	ns
$Q_{gd}$	Gate-Drain Charge	$V_{DS} = -15\text{ V}$ , $I_D = -5\text{ A}$ , $V_{GS} = -10\text{ V}$	Q1		3.7	7.4	ns
			Q2		12.3	22.2	ns
$Q_g$	Total Gate Charge	Q1 $V_{DS} = 15\text{ V}$ , $I_D = 7\text{ A}$ , $V_{GS} = 10\text{ V}$	Q1		16	26	nC
$Q_{gs}$	Gate-Source Charge		Q2		14	23	nC
$Q_{gd}$	Gate-Drain Charge	$V_{DS} = -15\text{ V}$ , $I_D = -5\text{ A}$ , $V_{GS} = -10\text{ V}$	Q1		2.5		nC
			Q2		2.4		nC
			Q1		2.6		nC
			Q2		4.8		nC

**Drain-Source Diode Characteristics and Maximum Ratings**


$I_S$	Maximum Continuous Drain-Source Diode Forward Current	Q1			1.3	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$ , $I_S = 1.3\text{ A}$ (Note 2)	Q1		0.74	1.2
		$V_{GS} = 0\text{ V}$ , $I_S = -1.3\text{ A}$ (Note 2)	Q2		-0.76	-1.2
						V

**Notes:**


1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a)  $78^\circ/\text{W}$  when mounted on a  $0.5\text{ in}^2$  pad of 2 oz copper



b)  $125^\circ/\text{W}$  when mounted on a  $.02\text{ in}^2$  pad of 2 oz copper




c)  $135^\circ/\text{W}$  when mounted on a minimum pad.


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width <  $300\mu\text{s}$ , Duty Cycle < 2.0%


### Typical Characteristics: Q1




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.**


### Typical Characteristics: Q1




**Figure 7. Gate Charge Characteristics.**



**Figure 8. Capacitance Characteristics.**




**Figure 9. Maximum Safe Operating Area.**




**Figure 10. Single Pulse Maximum Power Dissipation.**


## Typical Characteristics Q2




**Figure 11. On-Region Characteristics.**




**Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 13. On-Resistance Variation with Temperature.**



**Figure 14. On-Resistance Variation with Gate-to-Source Voltage.**




**Figure 15. Transfer Characteristics.**




**Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.**


## Typical Characteristics Q2




**Figure 17. Gate Charge Characteristics.**




**Figure 18. Capacitance Characteristics.**



**Figure 19. Maximum Safe Operating Area.**





**Figure 20. Single Pulse Maximum Power Dissipation.**



**Figure 21. Transient Thermal Response Curve.**

Thermal characterization performed using the conditions described in Note 1c.  
Transient thermal response will change depending on the circuit board design.

**SOIC-8 Package Dimensions****SOIC-8 (PKG Code S1)**

Scale 1:1 on letter size paper

Dimensions shown below are in:  
inches [millimeters]

Part Weight per unit (gram): 0.0774

